AMCC Speeds Verification Using Synopsys' VCS Solution With SystemVerilog and e Testbench Migration Service
ثبت نشده
چکیده
Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that Applied Micro Circuits Corp. (AMCC) (NASDAQ: AMCC), a global leader in network and embedded PowerPC processing, optical transport and storage solutions, has adopted SystemVerilog for testbench automation using Synopsys' VCS® comprehensive RTL verification solution. Using the reference methodology described in the Verification Methodology Manual (VMM) for SystemVerilog, AMCC has taken advantage of VCS' verification capabilities to rapidly develop advanced, extensible system-level environments based on the widely supported IEEE Std 1800TM-2005 SystemVerilog industry standard. To further accelerate deployment of SystemVerilog, AMCC used Synopsys' VCS Native Testbench (NTB) migration service to convert legacy verification components, written in the e language, to the SystemVerilog standard.
منابع مشابه
Assertion Based Verification of AMBA-AHB Using Synopsys VCS®
The successof assertion based functional verification depends on the debugging environment associated with it. It helps user to get information about the environment in a refined manner. It also helps in realizing visualization support which tracks the behavioral aspects of the design under verification. This paper presents the design and verification of widely used AdvancedHigh-performanceBus(...
متن کاملSystematic Testbench Specification for Constrained Randomized Test and Functional Coverage
Functional Verification is well-accepted for Electronic System Level (ESL) based designs and is supported by a variety of standardized Hardware Verification Languages like PSL, e, and SystemVerilog. In this article, we present the classification tree method for functional verification (CTM/FV) as a novel method to close the gap from the verification plan to the specification of randomized tests...
متن کاملSystem-Level Verification Platform using SystemVerilog Layered Testbench & SystemC OOP
Systems have recently performed multiple functions through a combination of several IPs. SystemVerilog has useful components for modeling and verification at System-level. The OOP of SysemVerilog supports only single inheritance in a verification environment based on a layered testbench of SystemVerilog. It is restricted to construct environment verification. SystemC is a language for system le...
متن کاملUniversal Verification Methodology (UVM)-based Random Verification through VCS and CustomSim in Analog Mixed-signal Designs for Faster Coverage Closure
This paper describes application of RTL verification methodology in analog mixed-signal (AMS) designs. Given the increasing complexity of mixed-signal circuits, it is important to increase the volume and variance in stimulus to ensure functional correctness. Lengthy run times of SPICE-based mixed-signal simulations are a significant productivity bottleneck in coverage closure and testplan compl...
متن کاملSystemVerilog Meets C++: Re-use of Existing C/C++ Models Just Got Easier
The OVM and VMM methodologies each provide powerful, flexible and intuitive frameworks for the construction of SystemVerilog verification environments. However, many SystemVerilog users also have models written in C, C++, or sometimes SystemC. Furthermore, the emergence of the SystemC TLM-1 and TLM-2.0 transaction-level modeling standards is having an impact on communication styles within Syste...
متن کامل